




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>7</sup> : <b>H02M 3/335</b>	<b>A1</b>	(11) International Publication Number: <b>WO 00/70730</b> (43) International Publication Date: 23 November 2000 (23.11.00)
(21) International Application Number: PCT/EP00/03802 (22) International Filing Date: 27 April 2000 (27.04.00)  (30) Priority Data: 99201513.1          14 May 1999 (14.05.99)          EP  (71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).  (72) Inventor: MIERMANS, Hubertus, C.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).  (74) Agent: STERKEN, Antoon, J., E.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).		(81) Designated States: JP, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).  <b>Published</b> <i>With international search report.</i>

(54) Title: SWITCHED-MODE POWER SUPPLY



## (57) Abstract

A switched-mode power supply with a burst mode comprises an integrated circuit (Ic) with a minimal number of terminals. The integrated circuit (Ic) comprises a switching element (S) for periodically switching on and off the current (Id) in a primary winding (Lp) of a transformer (T), and a control circuit (Cc) for controlling the on and off-switching of the switching element (S). The integrated circuit (Ic) has three terminals (T1, T2, T3). A main current path of the switching element (S) is arranged between two of the terminals (T1, T2). A capacitor (C1) is connected to the third terminal (T3). A capacitor voltage (Vc) across the capacitor (C1) is used as power supply voltage for the control circuit (Cc). A feedback circuit (Fb) has an input connected to a DC output voltage (Vout) supplied by a secondary winding (Ls) of the transformer (T), and an output connected to the third terminal (T3). The control circuit (Cc) further receives the capacitor voltage (Vc) for periodically switching said main current path on and off when the capacitor voltage (Vc) is in a first range indicating that the power supply voltage (Vout) is lower than the predetermined value (Vp), and for keeping said main current path in a non-conductive state when said capacitor voltage (Vc) is in a second range indicating that the power supply voltage (Vout) exceeds the predetermined value (Vp).

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

Switched-mode power supply.

The invention relates to a switched-mode power supply, and a display apparatus comprising such a switched-mode power supply.

5           In present day applications, especially in standby modes of apparatus, low power consumption is getting more and more crucial due to government legislation and consumer demand. The preliminary specification of the TNY253/254/255 Tinyswitch Family, Energy efficient, low power Off-line switchers of Power Integrations, Inc, June 1998 discloses a switched-mode power supply chip which is able to operate in a burst mode to obtain a high  
10 efficiency at low output power.

          The disclosed switched-mode power supply comprises a four-terminal integrated circuit (further referred to as chip) which comprises a MOS field-effect transistor (further referred to as FET) with a main current path arranged between a first and a second terminal of the chip, a regulator arranged between the first terminal and a third terminal of the  
15 chip, a comparator for comparing a voltage at the first terminal with a reference voltage, and a control circuit. The control circuit comprises an oscillator, a set-reset flip-flop, several logic gates, and an under-voltage lock-out detection circuit (further referred to as under-voltage detector) for comparing a voltage at the third terminal with a further reference voltage. The detailed construction of the control circuit will be described later. The switched-mode power  
20 supply further comprises a primary winding of a transformer which is connected to the first terminal to obtain a series arrangement with the main current path of the FET. The series arrangement receives a DC input voltage. A diode is connected to a secondary winding of the transformer to generate a DC output voltage. A capacitor is connected to the third terminal of the chip. The regulator generates a voltage across the capacitor. This voltage across the  
25 capacitor is used as a supply voltage for other circuits in the chip. A feedback circuit comprises an optocoupler and receives the DC output voltage to supply a signal to a fourth terminal of the chip to indicate whether the DC output voltage exceeds a predetermined value. The control circuit is coupled to a control input of the switching element for periodically switching the main current path on and off when the feedback circuit indicates that the output

voltage is lower than the predetermined value, and for keeping the main current path in a non-conductive state when the feedback circuit indicates that the output voltage exceeds the predetermined value.

The control circuit will now be described in more detail. A logic AND has a first input receiving periodical set pulses from the oscillator, a second input coupled to the fourth terminal, and an output connected to a set input of the set-reset flip-flop. A further logic AND has a first input connected to a non-inverting output of the set-reset flip-flop, a second input connected to an output of the under-voltage detector, and an output connected to the control input of the switching element. An output of the comparator is coupled to a reset input of the set-reset flip-flop. The set pulses are supplied to the set input of the set-reset flip-flop when the feedback circuit does not pull the fourth terminal low, which is the case when the DC output voltage is lower than a predetermined value. The FET will be switched on when both the set-reset flip-flop is set and the under-voltage detector detects that the voltage across the capacitor at the third terminal is higher than the further reference voltage. The main current path of the FET stays on until the voltage at the first terminal exceeds the first-mentioned reference level causing the set-reset flip-flop to reset. When the DC output voltage exceeds the predetermined level, the optocoupler diode starts emitting light and the optocoupler transistor pulls the fourth terminal to ground, thereby preventing a set of the set-reset flip-flop. Consequently, the main current path of the FET will stay off until the DC output voltage drops below the predetermined value. In this way, an energy-efficient burst mode is obtained, and the switched-mode power supply is only active during short periods of time. However, this switched-mode power supply chip requires four terminals.

It is, inter alia, an object of the invention to provide an efficient low-power switched-mode power supply of which the control circuit when integrated on a chip requires one terminal less for the same function as provided in the prior art.

To this end, a first aspect of the invention provides a switched-mode power supply as claimed in claim 1. This object is also reached by the second aspect of the invention provides a display apparatus comprising such a switched-mode power supply as claimed in claim 6. Advantageous embodiments are defined in the dependent claims.

The switched-mode power supply in accordance with the invention is based on the insight that it is possible to decrease the voltage across the capacitor without negatively influencing the behavior of the switched-mode power supply. In the prior-art switched-mode

power supply, the voltage across the capacitor is used to supply power to circuits of the integrated circuit, and the feedback information is separately supplied to the control circuit via a fourth terminal to obtain the burst mode.

In the switched-mode power supply in accordance with the invention, the feedback circuit is coupled to the capacitor. When the feedback circuit detects that the DC output voltage exceeds the predetermined value, the voltage across the capacitor is pulled low. The control circuit detects that the voltage across the capacitor drops below a reference value and stops the periodical on and off-switching of the switching element (in the prior art, the FET) before the voltage across the capacitor is too low for the control circuit to operate correctly. When the DC output voltage drops below the same above-mentioned value or a lower predetermined value, the voltage across the capacitor is allowed to rise to a level at which the control circuit receives a supply voltage which is high enough to allow correct operation. Subsequently, the control circuit detects that the voltage across the capacitor rises above the reference value and the control circuit resumes the periodical on and off-switching of the switching element.

If the same function has to be provided as in the four-terminal prior-art integrated circuit, the terminal coupled to the feedback circuit will become superfluous and a three-terminal integrated circuit can be used. If an extra function has to be added, for which extra terminals are required, the switched-mode power supply in accordance with the invention will require one terminal less.

In the prior art, the under-voltage detection circuit receives the voltage across the capacitor to prevent the main current path of the FET (further referred to by the more general term switching element) from being on when the voltage across the capacitor is below a predetermined value indicating an under-voltage situation. If such an under-voltage detection circuit were also available in the control circuit in accordance with the invention, this under-voltage detection circuit would still perform its function as known from the prior art. In an under-voltage situation, the voltage across the capacitor is below the predetermined level and the main current path of the switching element will be off.

It is possible to use the under-voltage detector to detect the voltage across the capacitor and to control the control circuit accordingly. It is also possible to use a logic AND, whose input, which, in the prior art, was connected to the fourth terminal, is now connected to the capacitor.

US-A-5,313,381 with Assignee Power Integrations, Inc, discloses a three-terminal switched-mode power supply chip. Such a three-terminal chip allows the use of a

cheap three-terminal package which is a premium in this highly competitive field. However, this prior-art switched-mode power supply has a low efficiency at low output power.

These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiments described hereinafter.

5

In the drawings:

Fig. 1 shows a block diagram of a display apparatus comprising a switched-mode power supply in accordance with the invention,

Fig. 2 shows a block diagram of an embodiment of a three-terminal integrated circuit for use in the switched-mode power supply in accordance with the invention, and

Figs. 3 shows waveforms for explaining the operation of the embodiment as shown in Fig. 2.

In different Figures, items referred to by the same reference are identical and have the same function.

Fig. 1 shows a block diagram of a display apparatus comprising a switched-mode power supply in accordance with the invention. The switched-mode power supply comprises a series arrangement of an inductor  $L_p$  and a main current path of a switching element  $S$ , while the series arrangement is coupled to receive a DC input voltage  $V_{in}$ . The junction of the inductor  $L_p$  and the switching element  $S$  is denoted as terminal  $T1$ . The terminal of the switching element which is not connected to the inductor  $L_p$  is denoted as terminal  $T2$ . The inductor  $L_p$  is shown to be a primary winding of a transformer  $T$ . The transformer  $T$  has a secondary winding  $L_s$ . The polarities of the primary winding  $L_p$  and the secondary winding  $L_s$  are indicated by respective dots. A rectifier element  $D1$  is connected to the secondary winding  $L_s$  to supply a DC output voltage  $V_{out}$ . If no mains separation is required, the transformer  $T$  may be replaced by a single inductor  $L_p$ . In this case, the rectifier element  $D1$  is connected to the terminal  $T1$  or to a tap on the single inductor  $L_p$ . The DC-output voltage  $V_{out}$  is smoothed by the capacitor  $C2$  and supplied as a supply voltage  $V_{out}$  to a microprocessor  $P$ . The microprocessor  $P$  controls a drive circuit  $Dc$ . The drive circuit  $Dc$  controls the addressing of the display device  $Dd$ . In a low-power standby mode of the display apparatus, only the microprocessor  $P$  is active to process user commands  $Uc$ . In a normal operating mode of the display apparatus, also the drive circuit  $Dc$  is active, and a substantially higher power is drawn from the switched-mode power supply. To supply the power to the

drive circuit Dc, a further secondary winding may be provided on the transformer (not shown). If the display device Dd is a cathode ray tube, the drive circuit Dc generates the deflection currents required to deflect the electron beam in the cathode ray tube Dd. The drive circuit Dc may further generate supply voltages for the cathode ray tube Dd, such as the anode voltage and the focus voltage.

A feedback circuit Fb has an input to receive the DC output voltage Vout and an output for indicating whether a value of the DC output voltage Vout exceeds a predetermined value. The feedback circuit Fb may comprise a series arrangement of a zener diode Zd2 and an optocoupler diode D2, and an optocoupler transistor Tr optically coupled to the optocoupler diode D2. The series arrangement is connected in parallel with the smoothing capacitor C. A resistor R2 may be arranged in parallel with the optocoupler diode D2 to enable sufficient current to flow through the zener diode Zd2. This is certainly relevant as long as the optocoupler diode D2 blocks, and improves the accuracy of the zener voltage across the zener diode Zd2 when the current through the optocoupler diode is selected to be small. The optocoupler transistor Tr has a main current path, one terminal of which forms the output of the feedback circuit Fb. The conductivity of the main current path of the optocoupler transistor Tr depends on the amount of light radiated by the optocoupler diode D2. Io designates the current in the main current path of the optocoupler transistor Tr.

A control circuit Cc has an output connected to a control input of the switching element S.

The switched-mode power supply further comprises a capacitor C1 and a supply circuit Sc for generating a capacitor voltage Vc across the capacitor C1 to supply power to the control circuit Cc. The supply circuit Sc may comprise a resistor R1 connected between the DC input voltage terminal connected to the primary winding Lp and the terminal T3 of the capacitor C1, and a zener diode Zd1 connected to the terminal T3 to limit and stabilize the capacitor voltage Vc. It is possible to use a more complicated supply circuit.

The output of the feedback circuit Fb is connected to the terminal T3 of the capacitor C1 to influence the capacitor voltage Vc in dependence on the value of the DC output voltage Vout.

The control circuit Cc receives the capacitor voltage Vc, periodically switches the main current path on and off when the capacitor voltage Vc is in a first range indicating that the DC output voltage Vout is lower than the predetermined value, and keeps the main current path in a non-conductive state when the capacitor voltage Vc is in a second range indicating that the DC output voltage Vout exceeds the predetermined value. The first and

second ranges are non-overlapping. In this manner, an efficient burst mode occurs. The switched-mode power supply is only active when the DC output voltage  $V_{out}$  drops below the predetermined value.

The dashed rectangle  $I_c$  shows a possible boundary of an integrated circuit  $I_c$  which, in this case, comprises the switching element  $S$  and the control circuit  $C_c$ , and has only three terminals  $T_1$ ,  $T_2$ , and  $T_3$ .

Fig. 2 shows a block diagram of an embodiment of a three-terminal integrated circuit for use in the switched-mode power supply in accordance with the invention. This integrated circuit  $I_c$  fits in the switched-mode power supply as shown in Fig. 1. The terminals  $T_1$ ,  $T_2$ , and  $T_3$  are identical in both Figs 1 and 2. As will become clear, the supply circuit  $S_c$  is now provided within the integrated circuit  $I_c$ , and thus the supply circuit  $S_c$  as shown in Fig. 1 has to be omitted.

The integrated circuit  $I_c$  comprises the switching element  $S$  with a main current path between the terminals  $T_1$  and  $T_2$ . In Fig. 2, the switching element  $S$  is a FET, but it will be clear that other suitable semiconductor switching elements may also be used. The drain of the FET is connected to the terminal  $T_1$ . An oscillator  $O_s$  supplies periodical set pulses  $S_p$  to a set-input  $S$  of a set-reset flip-flop  $S_r$ . A logic AND  $A_1$  has a first input connected to a non-inverting output  $Q$  of the set-reset flip-flop  $S_r$ , a second input connected to an output of a voltage detector  $U_d$ , and an output connected (if required, via a buffer stage, not shown) to the control input of the switching element  $S$ . A voltage comparator  $C_o$  has a first input connected to the terminal  $T_1$ , a second input receiving a reference voltage  $V_{r1}$ , and an output connected to a reset input  $R$  of the set-reset flip-flop  $S_r$ . The voltage detector  $U_d$  has an input connected to the terminal  $T_3$  to compare the capacitor voltage  $V_c$  with a reference voltage  $V_{r2}$  or  $V_{r3}$ .

The operation of the integrated circuit  $I_c$  will now be described. The set pulses  $S_p$  cause the FET  $S$  to be switched on when both the set-reset flip-flop  $S_r$  is set (the non-inverting output  $Q$  has a high level) and the voltage detector detects that the capacitor voltage  $V_c$  at the terminal  $T_3$  is higher than the reference voltage  $V_{r2}$  (the output of the voltage detector has a high level). The main current path of the FET  $S$  stays on until the voltage at the terminal  $T_1$  exceeds the reference level  $V_{r1}$  and the comparator  $C_o$  resets the set-reset flip-flop  $S_r$ . During the time when the FET  $S$  is on and thus acts as a resistor, the voltage at terminal  $T_i$  is proportional to the current  $I_d$  in the main current path of the FET  $S$ . Alternatively, it is possible to measure the current  $I_d$  in the main current path by arranging an



impedance in series with the main current path. This is especially relevant when a switching element S other than a FET is used.

When the DC output voltage  $V_{out}$  exceeds the predetermined level determined by the zener diode  $Zd2$ , the optocoupler diode  $D2$  starts emitting light and the optocoupler transistor  $Tr$  starts discharging the capacitor  $C1$ . The voltage detector  $Ud$  detects when the voltage at the terminal  $T3$  drops below the reference level  $Vr2$  and subsequently prevents the main current path of the FET S from being switched on. The switched-mode power supply stops operating, and the DC-output voltage  $V_{out}$  starts decreasing. At a certain instant, the DC-output voltage  $V_{out}$  drops below the predetermined value and the optocoupler diode  $D2$  stops conducting. The optocoupler transistor  $Tr$  no longer discharges the capacitor  $C1$ , and consequently the capacitor voltage  $V_c$  starts rising. When the capacitor voltage  $V_c$  reaches a reference voltage level  $Vr3$ , the under-voltage detector  $Ud$  allows the FET to be periodically switched on and off again. The reference voltage  $Vr3$  is not lower than the reference voltage  $Vr2$ . When the reference voltage  $Vr3$  is higher than the reference voltage  $Vr2$ , a hysteresis is obtained resulting in a more stable behavior of the integrated circuit IC. In the way as described above, an energy-efficient burst mode is obtained wherein the power supply is only active during short periods of time to replenish the energy drawn by circuits connected to the secondary winding  $L_s$ .

Figs. 3 show waveforms for explaining the operation of the embodiment as shown in Fig. 2. Fig. 3A shows the current  $I_d$  in the main current path of the switching element S. Fig. 3B shows the DC output voltage  $V_{out}$ . Fig. 3C shows the capacitor voltage  $V_c$ . Fig. 3D shows the current  $I_o$  flowing in the main current path of the optocoupler transistor  $Tr$ .

The switching element S is switched on at instant  $t_0$ . The current  $I_d$  in the main current path of the switching element S starts rising. Due to the polarities of the primary winding  $L_p$  and the secondary winding  $L_s$ , the diode  $D1$  is non-conductive and the DC-output voltage  $V_{out}$  decreases. The current  $I_o$  through the main path of the optocoupler transistor  $Tr$  is negligible because the DC-output voltage is lower than the predetermined level  $V_p$ .

Consequently, the capacitor voltage  $V_c$  is kept substantially constant by the supply circuit  $Sc$ .

At instant  $t_1$ , the current  $I_d$  reaches a value at which the voltage across the main current path of the FET S reaches the reference level  $Vr1$ . The comparator  $Co$  resets the set-reset flip-flop, and the FET S is switched off. The energy stored in the primary winding  $L_p$  is transferred to the secondary winding  $L_s$  and the DC output voltage  $V_{out}$  increases. The DC

output voltage  $V_{out}$  rises until instant  $t_3$ . At the instant  $t_3$ , the diode  $D_1$  stops conducting, and the DC output voltage  $V_{out}$  starts decreasing due to the current drawn by the load (P and / or Dc) coupled to the DC output voltage  $V_{out}$ .

At instant  $t_2$ , the rising DC output voltage  $V_{out}$  reaches the predetermined level  $V_p$ , and the optocoupler transistor  $T_r$  starts withdrawing a current  $I_o$  from the capacitor  $C_1$ . Consequently, the capacitor voltage  $V_c$  starts decreasing. At instant  $t_4$ , the capacitor voltage  $V_c$  drops below the reference voltage  $V_{r2}$ , and the FET S cannot be switched on anymore.

At the instant  $t_5$ , the DC output voltage drops below the predetermined value  $V_p$ , the optocoupler transistor  $T_r$  stops drawing current from the capacitor  $C_1$ , and the capacitor voltage  $V_c$  starts rising. At the instant  $t_0'$ , the capacitor voltage  $V_c$  reaches the reference level  $V_{r3}$ , and the FET S is switched on at the first set pulse  $S_p$  occurring after instant  $t_0'$ . The FET S will be switched on and off one or more times until the DC output voltage  $V_{out}$  again rises above the predetermined level  $V_p$ . In Figs. 3 it is assumed that the next periodical set pulse  $S_p$  after the instant  $t_0$  occurs later than the instant  $t_4$ . If the next periodical set pulse  $S_p$  occurred before the instant  $t_4$ , the FET S would be switched on a second time, the DC output voltage  $V_{out}$  would rise to a higher value and it would last longer after the instant  $t_4$  before the FET S was switched on again.

It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps other than those listed in a claim. The part of integrated circuit  $I_c$  controlling the switching element S can be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means can be embodied by one and the same item of hardware.

## CLAIMS:

1. A switched-mode power supply comprising:

a series arrangement of an inductor ( $L_p$ ) and a main current path of a switching element (S), the series arrangement being coupled to receive a DC input voltage ( $V_{in}$ ),

5 a rectifier element (D2) coupled to the inductor ( $L_p$ ;  $L_s$ ) for generating a DC output voltage ( $V_{out}$ ),

a feedback circuit (Fb) comprising an output for indicating whether a value of the DC output voltage ( $V_{out}$ ) exceeds a predetermined value ( $V_p$ ),

a control circuit (Cc) having an output coupled to a control input of the switching element (S) for periodically switching said main current path on and off when the value of the DC output voltage ( $V_{out}$ ) is below said predetermined value ( $V_p$ ), and for keeping said main current path in a non-conductive state when the value of the DC output voltage ( $V_{out}$ ) exceeds said predetermined value ( $V_p$ ) to obtain a burst mode,

a capacitor (C1), and a supply circuit (Sc) for generating a capacitor voltage ( $V_c$ ) across the capacitor (C1) for supplying power to the control circuit (Cc),

15 characterized in that the output of the feedback circuit (Fb) is coupled to the capacitor (C1) for influencing the capacitor voltage ( $V_c$ ) in dependence on the value of the DC output voltage ( $V_{out}$ ), the control circuit (Cc) further receiving the capacitor voltage ( $V_c$ ) for periodically switching said main current path on and off when the capacitor voltage ( $V_c$ ) is in a first range indicating that the DC output voltage ( $V_{out}$ ) is lower than the predetermined value ( $V_p$ ), and  
20 for keeping said main current path in a non-conductive state when said capacitor voltage ( $V_c$ ) is in a second range indicating that the DC output voltage ( $V_{out}$ ) exceeds the predetermined value ( $V_p$ ), said first and second range being non-overlapping.

2. A switched-mode power supply as claimed in claim 1, characterized in that the  
25 switched-mode power supply comprises a three-terminal integrated circuit (Ic) comprising the switching element (S) and the control circuit (Cc), said main current path being arranged between a first and second terminal (T1, T2) of said integrated circuit (Ic), said feedback circuit (Fb), said capacitor (C1), and said supply circuit (Sc) all being coupled to a third terminal (T3) of said integrated circuit (Ic).

3. A switched-mode power supply as claimed in claim 2, characterized in that said three-terminal integrated circuit (Ic) further comprises the supply circuit (Sc) being coupled between the third terminal (T3) and the first terminal (T1), said first terminal (T1) being  
5 coupled to the inductor (Lp).

4. A switched-mode power supply as claimed in claim 1, characterized in that the switched-mode power supply further comprises a comparator circuit (Co) for determining an instant (t1) when said current (Id) flowing through said main current path crosses a  
10 predetermined current value to switch off said main path at substantially said instant (t1).

5. A switched-mode power supply as claimed in claim 1, characterized in that the control circuit (Cc) comprises a voltage detector (Ud) for keeping said main current path in the off state when said capacitor voltage (Vc) is below a first reference level (Vr2) being selected  
15 outside said first range, and for allowing said main current path to be periodically switched on and off when said capacitor voltage (Vc) is above a second reference level (Vr3) being selected outside said second range, the second reference level (Vr3) being not lower than the first reference level (Vr2).

20 6. A display apparatus comprising a display device (Dd), a control microprocessor (P), a drive circuit (Dc) coupled to the display device (Dd) to supply drive voltages, and a switched-mode power supply coupled to the control microprocessor (P) to supply a power supply voltage (Vout), the switched-mode power supply comprising:

25 a series arrangement of an inductor (Lp) and a main current path of a switching element (S), the series arrangement being coupled to receive a DC input voltage (Vin),

a rectifier element (D2) coupled to the inductor (Lp;Ls) for generating the power supply voltage (Vout),

a feedback circuit (Fb) comprising an output for indicating whether a value of the power supply voltage (Vout) exceeds a predetermined value (Vp),

30 a control circuit (Cc) having an output coupled to a control input of the switching element (S) for periodically switching said main current path on and off when the value of power supply voltage (Vout) is below said predetermined value (Vp), and for keeping said main current path in a non-conductive state when the value of the power supply voltage (Vout) exceeds said predetermined value (Vp) to obtain a burst mode,

a capacitor (C1), and a supply circuit (Sc) for generating a capacitor voltage (Vc) across the capacitor (C1) for supplying power to the control circuit (Cc), characterized in that the output of the feedback circuit (Fb) is coupled to the capacitor (C1) for influencing the capacitor voltage (Vc) in dependence on the value of the power supply voltage (Vout), the control circuit (Cc) further receiving the capacitor voltage (Vc) for periodically switching said main current path on and off when the capacitor voltage (Vc) is in a first range indicating that the power supply voltage (Vout) is lower than the predetermined value (Vp), and for keeping said main current path in a non-conductive state when said capacitor voltage (Vc) is in a second range indicating that the power supply voltage (Vout) exceeds the predetermined value (Vp), said first and second range being non-overlapping.

1/3




FIG. 1

2/3




FIG. 2


3/3

FIG. 3A

FIG. 3B

FIG. 3C

FIG. 3D





# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/EP 00/03802

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H02M3/335

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H02M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)  
EPO-Internal, WPI Data

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 689 407 A (DE BONDT GUY L P ET AL) 18 November 1997 (1997-11-18) abstract; figure 1 column 8, line 16 -column 10, line 55 column 14, line 45 - line 48	1,6
A	US 5 675 485 A (SEONG HWAN-HO) 7 October 1997 (1997-10-07) abstract; figures 5,6 column 8, line 30 -column 9, line 54	1-5
X	US 5 812 383 A (MOBERS TOM ET AL) 22 September 1998 (1998-09-22)	1,6
A	abstract; figures 2-4 column 2, line 17 -column 3, line 2 column 5, line 30 - line 45	5
	-/-	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*A\* document member of the same patent family

Date of the actual completion of the international search

9 August 2000

Date of mailing of the international search report

24/08/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Thisse, S

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 00/03802

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>           DATABASE WWW.POWERINT.COM 'Online!            power integrations inc.;            Data sheet, February 1999 (1999-02)            "TNY253/254/255"            XP002144618            cited in the application            the whole document         </p>	1-6

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP 00/03802

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5689407 A	18-11-1997	EP 0765541 A WO 9631940 A JP 10501960 T	02-04-1997 10-10-1996 17-02-1998
US 5675485 A	07-10-1997	KR 119883 B DE 19537896 A	30-10-1997 27-06-1996
US 5812383 A	22-09-1998	EP 0935843 A WO 9907062 A	18-08-1999 11-02-1999

**THIS PAGE BLANK (USPTO)**